

Uniform High-Current Cathodes Using Massive Arrays of Si Field Emitters Individually Controlled by Vertical Si Ungated FETs—Part 1: Device Design and Simulation

Luis Fernando Velásquez-García, *Senior Member, IEEE*, Stephen A. Guerrero, *Student Member, IEEE*, Ying Niu, *Member, IEEE*, and Akintunde Ibitayo Akinwande, *Fellow, IEEE*

Abstract—In this paper, we report the design and simulation of electron sources composed of arrays of Si field emitters (FEs) that are individually ballasted by a current source. Each FE is fabricated on top of a vertical ungated field-effect transistor (FET), a two-terminal device based on a very-high-aspect-ratio Si column. The ungated FET takes advantage of the velocity saturation of electrons in silicon, the high aspect ratio of the ungated FET, and the doping concentration of the semiconductor to achieve current-source-like behavior. The proposed technology can be used to implement cathodes capable of reliable uniform and high current emission.

Index Terms—Ballasting, cathodes, electron supply control, Si field emission arrays (FEAs), vertical ungated Si field-effect transistors (FETs).

I. INTRODUCTION

MOST commercially available electron sources are based on thermionic emission in which electrons are “boiled” off the surface of metals or semiconductors when the thermal energy of the electrons is sufficient to overcome the potential barrier holding the electrons within the material [1]. Even though thermionic cathode technology has been quite successful, thermionic-based cathodes require high vacuum (pressure $< 10^{-5}$ torr) and high temperature (> 1250 K) to operate, which results in inefficient power consumption and portability constraints. The demand for more efficient electron sources has driven the research of cold cathode technologies,

Manuscript received November 29, 2010; revised March 1, 2011; accepted March 3, 2011. Date of publication May 11, 2011; date of current version May 20, 2011. This work was supported in part by the Air Force Office of Scientific Research (program manager Ryan Umstadt and Robert Barker), by the Defense Advanced Research Projects Agency (DARPA)/Microsystems Technology Office (MTO) (program manager Mark Rosker), and by the Army Research Office (ARO) (Dev Palmer). The review of this paper was arranged by Editor W. L. Menninger.

L. F. Velásquez-García is with the Microsystems Technology Laboratories (MTL), Massachusetts Institute of Technology, Cambridge, MA 02139 USA (e-mail: lfvelasq@mit.edu).

S. A. Guerrero is with the Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge, MA 02139 USA.

Y. Niu is with Integrated Defense Systems, Raytheon Corporation, Fort Wayne, IN 46808 USA.

A. I. Akinwande is with the Microsystems Technology Office, DARPA, Arlington, VA 22203 USA.

Color versions of one or more of the figures in this paper are available online at <http://ieeexplore.ieee.org>.

Digital Object Identifier 10.1109/TED.2011.2128322

particularly field emission. Field emission arrays (FEAs) are potential cold cathodes that could be used in a variety of vacuum microelectronic and nanoelectronic device applications such as field emission displays (FEDs), high-frequency amplifiers, gas ionizers, X-ray sources, and multielectron beam lithography [2]–[7]. In the majority of these applications current level, stability, reliability, lifetime, and emission uniformity are the key metrics for cathode performance.

Field emission of electrons from metal or semiconductor surfaces consists of the following two processes: 1) *transmission of electrons* (tunneling) through the potential barrier that holds electrons within the material (workfunction ϕ) when the barrier is deformed by the application of a high electrostatic field [8] and 2) *supply of electrons* from the bulk of the material to the emitting surface. Either the transmission process or the supply process could be the limiting step that determines the emission current of the field emitter (FE). The typical field emission triode consists of a sharp tip located (centered) within a proximal gate electrode aperture (i.e., gate) and a third electrode (i.e., anode) facing the gate. Quantum tunneling of electrons to vacuum occurs when the bias voltage between the emitter and the gate generates a large enough electrostatic field on the surface of the tip ($> 3 \times 10^7$ V · cm⁻¹). The Fowler–Nordheim (FN) equation relates the current density to the electrostatic field and the work function [8], [9]. $I_E(V_{GE})$, i.e., the current emitted from a tip biased at a voltage V_{GE} with respect to the gate (the emitter potential is negative with respect to the gate potential) is [10]

$$I_E(V_{GE}) = \alpha_{\text{tip}} \frac{A_{\text{FN}}}{\phi t^2(y)} \cdot E_{\text{local}}^2(V_{GE}) \exp \left[\frac{-B_{\text{FN}} \cdot \phi^{3/2}}{E_{\text{local}}(V_{GE})} v(y) \right] \quad (\text{in amperes}) \quad (1)$$

where α_{tip} (in square centimeters) is the emitting area of the tip, ϕ (in electronvolts) is the workfunction of the tip, $E_{\text{local}}(V_{GE})$ (in volts per centimeter) is the local electrostatic field at the emitter tip, $A_{\text{FN}} = q^3/(8\pi h)$, and $B_{\text{FN}} = (8\pi/3)/(\sqrt{2m}/qh)$, where q is the electronic charge, h is Planck’s constant, and m is the electron’s effective mass, and $t(y)$ and $v(y)$ are the Nordheim elliptic functions where $y = \sqrt{q^3 E_{\text{local}}/4\pi\epsilon_0 \phi^2}$ and ϵ_0 is the electrical permittivity of free space. The Nordheim elliptic functions can be approximated as $t(y) = 1.1$ and $v(y) = 0.95 - y^2$ [11]. The local electric field is related to the applied

voltage V_{GE} through $E_{local}(V_{GE}) = \beta \cdot V_{GE}$ where β (in units per centimeter) is the field factor. Therefore, if we also assume that the emitter is at low temperature and it is made of a material with high electrical conductivity, (1) can be rewritten as

$$I_E(V_{GE}) = \alpha_{tip} \frac{1.27 \times 10^{-6}}{\phi} \cdot \exp\left[\frac{9.87}{\sqrt{\phi}}\right] \cdot \beta^2 \cdot V_{GE}^2 \cdot \exp\left[-\frac{6.53 \times 10^7 \cdot \phi^{3/2}}{\beta \cdot V_{GE}}\right] \quad (\text{in amperes}) \quad (2)$$

The field factor β relates the bias voltage to the surface electrostatic field and it is to first order equal to the inverse of the tip radius r . A better estimate of the field factor of a sharp FE with proximal gate (i.e., an emitter with tip radii far smaller than the other dimensions of the emitter, and with gate-to-substrate separation of the order of the emitter height) is given by [12]–[15]

$$\beta = \frac{k_F}{r^n} \quad (\text{in units per centimeter}) \quad (3)$$

where $k_F \approx 2.5 \times 10^6$, $n \approx 0.69–0.8$, and r (in nanometers) is the tip radius.

Control of the transmission process to produce high uniform current from FEAs has largely been unsuccessful due to the physics of the field emission process. Due to the exponential dependence on the field factor and, hence, the tip radius, emission currents are extremely sensitive to tip radii variation. Unfortunately, nanometer-sized tip radii in FEAs have a distribution with long tails such as Gaussian, lognormal, or Poisson [15]–[18]. Therefore, spatial variation of the tip radius results in spatial variation of the emission current and, hence, the current density. It also results in nonuniform turn-on voltages even for tips that are located next to each other. Fig. 1 is a semilog plot depicting a family of current–voltage (I – V) characteristics from a single tip for an FEA that has a tip radii distribution with average radius r_o and radius variation Δr . Each emitter current falls within the turn-on limit (controlled by the noise floor) and the burnout limit (due to Joule heating). For a constant bias voltage only a small fraction of the FEs in the array emits electrons because the sharper tips burn out early, before the duller tips emit, resulting in underutilization of the FEA. Attempts to increase the emission current by increasing the voltage often result in emitter burnout and shifting of the operating voltage to higher voltages. Even though burning out of the sharper tips of the FEA results in less emitter size variation and, hence, better emission uniformity, the larger average tip radius requires a larger bias voltage to produce the same current.

Consequently, alternative approaches for achieving uniform emission from FEAs have focused on control of the supply of electrons to the surface. In a metal, the supply of electrons is very high, making the control of the supply challenging. However, in a semiconductor, where the local doping level and the local potential determine the concentration of electrons, it is possible to configure the emitter such that either the supply process or the transmission process determines the emission current. Researchers have reported arrays of FEs individually ballasted using diodes operated in reverse bias mode [19]. In this approach, a p–semiconductor is used as base material, and




Fig. 1. Semilog plot of the family of I – V characteristics from a single tip for an FEA that has a tip radii distribution with average radius r_o and radius variation Δr . For a constant bias voltage, only a small fraction of the tip array emits current.

a p–n diode is created on each FE, either by ion implantation [20], or by using as emitters p–semiconductor tips that generate a depletion layer due to the high electrostatic field at the emitter surface [21]. The diode technology has demonstrated current control in FEAs. However, this approach poses technical challenges for implementing high current cathodes due to the magnitude of the saturation current of a diode in reverse bias. Also, researchers have reported that adjacent emitters compete for the supply of electrons, presumably because electrons in a p–Si substrate are scarce. As a consequence, for a given bias voltage, FEAs with a certain emitter pitch produce less current per emitter than FEAs with larger emitter pitch, visibly reducing the impact of emitter multiplexing for increasing the overall emission current [20].

Emission uniformity by controlling the supply of electrons to groups of emitters using ungated field-effect transistors (FETs) or MOSFETs as ballasting elements have been reported in the literature [22], [23]. However, these approaches are not ideal because emission nonuniformity would still occur within the subset of emitters controlled by the same ballasting element. Individual control of the supply of electrons to each emitter would prevent destructive emission from the sharper tips while allowing higher overall current emission because of the emission of duller tips. Ballasting of individual emitters using transistors has not been attempted before due to fabrication complexity. Furthermore, individual ballasting of Si emitters using classical MOSFETs results in small density of emitters per unit of area.

We recently proposed the use of vertical ungated FETs to individually control the emission of Si or CNT FEs in an array to achieve uniform and high current [24]. This paper further explores the proposed technology by providing a comprehensive analytical background. Section II introduces the idea of individually ballasting FEs with ungated FETs and presents a sensitivity analysis as metric for evaluating the effectiveness of this approach to achieve uniform emission. Section III reports the fabrication process and device simulations of the

ungated FET and the design of the individually ballasted FEs. Section IV discusses the results of the simulations. Finally, Section V summarizes the findings.

II. INDIVIDUAL BALLASTING OF FEAs

A. Ballasting Using Linear Resistors Versus FETs

The conventional approach to attain uniform electron emission from arrays of FEs has been through the use of large feedback resistors in series with the FEs [25]. However, this approach is unattractive because low spatial current spread is achieved at the expense of the current level, as shown in Fig. 2(a). A device that has current-source-like behavior would be able to simultaneously provide high current and high dynamic resistance, making it an ideal ballasting element to implement spatially uniform FEAs. The ungated FETs act as current sources, effectively providing high current with high dynamic resistance for drain-to-source voltages V_{DS} (voltage drop across the ungated FET) larger than the saturation voltage, as shown in Fig. 2(b) [26], [27]. I_D , i.e., the current through an ungated FET depends on the carrier concentration n , the electronic charge q , the drift carrier velocity v_d , and the cross-sectional area of the device $A(y)$, which, in general, is a function of the position along the channel y due to the variation in the surface depletion layer when a drain-to-source voltage V_{DS} is applied. The drift velocity is a function of the mobility μ and the electric field E_y , which is a derivative of the channel potential V_c . Therefore, the drain current I_D of the ungated FET is

$$I_D = A(y) \cdot q \cdot n \cdot \mu \cdot \frac{dV_c}{dy} \quad (\text{in amperes}) \quad (4)$$

where the mobility μ is a function of E_y , the mobility at low fields μ_o , and the carrier saturation velocity v_{sat} , i.e.,

$$\mu = \frac{\mu_o}{\sqrt{1 + \left(\frac{\mu_o}{v_{sat}}\right)^2 \left(\frac{dV_c}{dy}\right)^2}} \quad (\text{in square centimeters per volt per second}). \quad (5)$$

The surface depletion layer increases from the source end to the drain end of the ungated FET; therefore, the channel cross-sectional area $A(y)$ decreases from the source end to the drain end. Since the carrier concentration is constant, conservation of charge implies that the electron velocity and, hence, the electrostatic field increases from the source to the drain. For a certain drain-to-source bias voltage V_{DSS} , the channel will pinch off while the carrier velocity will reach its saturation value v_{sat} , resulting in a drain saturation current I_{DSS} . If V_{DS} is further increased, the depletion layer, in essence, grows toward the source resulting in the reduction of the effective channel, typically termed channel length modulation. Consequently, there is a gradual increase in the drain current I_D with applied drain-to-source voltage beyond V_{DSS} . This behavior can be modeled as a linear increase in the drain current for drain-to-source voltages beyond V_{DSS} , i.e.,

$$\begin{aligned} I_D &\cong I_{DSS} (1 + \lambda(V_{DS} - V_{DSS})) \\ &= I_{DSS} + g_{out}(V_{DS} - V_{DSS}) \quad (\text{in amperes}) \end{aligned} \quad (6)$$




Fig. 2. Negative feedback of an FE using (a) a linear resistor and (b) an ungated FET. In the first case, low emission current variation within the FEA is achieved using a very large linear resistance, which results in low-current emission. If an ungated FET is used instead, both low variation and high-current emission are achieved because the current uniformity depends on the magnitude of the output resistance of the FET, which is to first order independent of its saturation current.




Fig. 3. (Left) Device structure. (Right) Equivalent circuit. Each FE is formed on top of a different silicon column (i.e., ungated FET). The bias voltage $V_{GS} = V_G$ is divided between the voltage across the FE (i.e., V_{GE}) and the voltage across the FET (i.e., V_{DS}), i.e., $V_G = V_{GE} + V_{DS}$.

where λ is the channel length modulation parameter, and g_{out} (in units per ohm) is the output conductance of the FET in the saturation regime. As shown in Section III, both high saturation current and high output resistance are achievable with the right combination of doping level N_D and device geometry. A high-aspect-ratio single-crystal Si column is a two-terminal ungated FET that can be fabricated using both deep reactive ion etching and thermal oxidation. The two-terminal vertical ungated FET can easily be integrated with FEAs to create dense arrays of individually ballasted FEs that emit spatially uniform high currents, as shown in Fig. 3. The FET acts as a current limiter of the FET/FE structure that is biased at a voltage V_G . For $V_{DS} < V_{DSS}$, the electric potential varies linearly along the length of the column, resulting in the column behaving similarly to a linear resistor. However, for $V_{DS} > V_{DSS}$ (Fig. 4), the channel is pinched off, and a depletion region forms at the drain end of the column. Increasing V_{DS} beyond this point causes the depletion region to extend, resulting in a reduction of the effective column length, analogous to channel length modulation in traditional MOSFETs. This change in effective column length ΔL results in the column behaving as if it were shorter, leading to a finite output conductance in the saturation regime. However, unlike in traditional MOSFETs, the channel pinch-off in a vertical ungated FET is a 3-D effect, as the extension of the depletion region varies on both orthogonal directions that are perpendicular to the FET source-to-drain axis.




Fig. 4. Schematic diagram depicting the depletion region and equipotential lines for a single FET/FE.

B. Sensitivity Analysis

The sensitivity S is a measure of the emitter current variability across the array, and it is defined as the ratio of maximum emission current variation ΔI_E and the average emission current \bar{I}_E , i.e.,

$$S = \frac{\Delta I_E}{\bar{I}_E} = 2 \frac{I_{\max} - I_{\min}}{I_{\max} + I_{\min}} \quad (7)$$

where I_{\max} and I_{\min} are the maximum and minimum emitter currents of the FEA, respectively. Examining (2), the current coming out of an FE has two independent sources of variability, namely: 1) the work function can vary due to absorption/desorption of gases and 2) the tip radius can vary across the emitter array. Therefore, the current sensitivity S of the FET/FE unit is defined in terms of the variations in the workfunction and the tip radius as

$$S = S_\phi + S_r = \frac{1}{\bar{I}_E} \frac{\partial I_E}{\partial \phi} \Delta \phi + \frac{1}{\bar{I}_E} \frac{\partial I_E}{\partial r} \Delta r \quad (8)$$

where S_ϕ and S_r are the current sensitivities with respect to the variations in the workfunction and the tip radius, and $\Delta \phi$ and Δr are the variations in workfunction and tip radius, respectively. In this discussion, we shall assume that temporal changes in the field-emitted current are due to temporal fluctuations in the workfunction (i.e., $\phi = \phi(t)$), and spatial nonuniformities in the field-emitted current are due to spatial variations of the tip radius (i.e., $r = r(\vec{R})$). Changes in the workfunction are mostly related to absorption/desorption of gases by the tip

due to the presence of a background atmosphere. The typical workfunction variation in Si FEAs is 0.2 eV [23], which is less than 5% the nominal workfunction of silicon. The FET-based current regulation approach that we propose would be able to improve the temporal uniformity of each FE current down to a timescale of the order of the recombination time of carriers in silicon (~ 1 ns). Tip radii spread across the array is originated in the tip fabrication variability, which could be worsened by long-term effects such as back ion bombardment of the emitter tips. The tip radii variation depends on the magnitude of the nominal tip radius: It can be as large as 86% for FEAs with nano-sized tip radii [15] and as low as 5% for FEAs with one order of magnitude larger tip radii [28].

Although this work focuses on the nonuniformities in current emission due to spatial variation, the implementation of a FET-based individual electron supply control in an FEA can decrease both the temporal and spatial nonuniformities. Using (2) and (6), the emission current from a FET/FE unit is equal to the following implicit function:

$$\begin{aligned} I_E(V_G) &= \alpha_{\text{tip}} \frac{1.27 \times 10^{-6}}{\phi} \cdot \beta^2 \cdot (V_G - V_{DSS} - (I_E - I_{DSS}) \cdot r_{\text{out}})^2 \\ &\cdot \exp \left[\frac{9.87}{\sqrt{\phi}} - \frac{6.53 \times 10^7 \cdot \phi^{3/2}}{\beta \cdot (V_G - V_{DSS} - (I_E - I_{DSS}) \cdot r_{\text{out}})} \right] \end{aligned} \quad (\text{in amperes}) \quad (9)$$

where r_{out} is the output resistance of the FET. Using (3) and (9), the variation of the emitter current on the tip radius is given in (10), shown at the bottom of the page, and the variation of the emitter current on the workfunction is given in (11), shown at the bottom of the page. Based on this framework, we can obtain estimates of the radius-dependent sensitivity S_r and the workfunction-dependent sensitivity S_ϕ of an ungated FET/FE basic unit if we assume a set of operational parameters. Fig. 5 summarizes the simulation results. In these estimations, a total bias voltage V_G of 100 V was applied across the FET/FE unit, $\alpha_{\text{tip}} = 0.4\pi \cdot r^2$, $r_o = 30$ nm, $\phi = 4.5$ eV, $\Delta \phi = 0.2$ eV, $I_{DSS} = 1$ μ A, and the output resistance was varied between 10^2 Ω and 10^{10} Ω . The simulation results show that the emission nonuniformity due to changes in the work function is visibly smaller than the emission nonuniformity due to tip radii spread across the FEA. Also, it is clear that FEAs with

$$\frac{dI_E}{dr} = - \frac{\frac{2n}{r} + \frac{6.53 \times 10^7 \cdot \phi^{3/2} \cdot n \cdot r^{n-1}}{k_F \cdot (V_G - V_{DSS} - (I_E - I_{DSS}) \cdot r_{\text{out}})}}{\frac{1}{\bar{I}} + \frac{2r_{\text{out}}}{(V_G - V_{DSS} - (I_E - I_{DSS}) \cdot r_{\text{out}})} + \frac{6.53 \times 10^7 \cdot \phi^{3/2} \cdot r_{\text{out}} \cdot r^n}{k_F \cdot (V_G - V_{DSS} - (I_E - I_{DSS}) \cdot r_{\text{out}})^2}} \quad (\text{in amperes per centimeter}) \quad (10)$$

$$\frac{dI_E}{d\phi} = - \frac{\frac{1}{\bar{I}} + \frac{4.93}{\phi^{3/2}} + \frac{9.8 \times 10^7 \cdot \phi^{1/2} \cdot r^n}{k_F \cdot (V_G - V_{DSS} - (I_E - I_{DSS}) \cdot r_{\text{out}})}}{\frac{1}{\bar{I}} + \frac{2r_{\text{out}}}{(V_G - V_{DSS} - (I_E - I_{DSS}) \cdot r_{\text{out}})} + \frac{6.53 \times 10^7 \cdot \phi^{3/2} \cdot r_{\text{out}} \cdot r^n}{k_F \cdot (V_G - V_{DSS} - (I_E - I_{DSS}) \cdot r_{\text{out}})^2}} \quad (\text{in amperes per electronvolt}) \quad (11)$$




Fig. 5. (Top left) Emission current, (top right) S_r for $\Delta r = 5$ nm, (bottom left) S_r for $\Delta r = 1.5$ nm, and (bottom right) S_ϕ versus output resistance for an FET/FE unit with $r_o = 30$ nm, $\phi = 4.5$ eV, $\Delta\phi = 0.2$ eV, and $I_{DSS} = 1$ μ A.




Fig. 6. (Left) Drain-to-source saturation current I_{DSS} and maximum current at 100 V I_{DMAX} and (right) linear conductance g_{lin} and output conductance g_{out} versus doping concentration for a $1 \mu\text{m} \times 1 \mu\text{m} \times 100 \mu\text{m}$ ungated Si FET.

smaller tip radii spread require less output resistance to achieve the same current regulation. For example if the output resistance of the FET is 100 M Ω , S_r is 4.5 if $\Delta r = 5$ nm (i.e., 16% r_o), while S_r is 1 if $\Delta r = 1.5$ nm (i.e., 4% r_o).

III. UNGATED FET PROCESS AND DEVICE SIMULATION

Extensive process and device simulations of high-aspect-ratio silicon columns were conducted using the SILVACO software (Silvaco International, Santa Clara, CA). The ungated FET cross-sectional area was set at $1 \mu\text{m} \times 1 \mu\text{m}$, while the channel length was varied between 10 and 100 μm and the doping concentration was varied between 10^{13} and 10^{16} cm^{-3} . From these simulations critical device parameters were extracted. Fig. 6 shows the maximum current at 100 V, saturation current, linear conductance, and output conductance as a

function of the doping concentration N_D for a $1 \mu\text{m} \times 1 \mu\text{m} \times 100 \mu\text{m}$ ungated FET. We also explored the dependence of the linear resistance, output resistance, maximum current at 100 V, and saturation current on the channel length for an ungated FET with a fixed doping concentration and cross section. From Fig. 7, it can be inferred that the functional dependence of the linear and output resistance on the channel length is not the same (otherwise, the data would describe parallel lines in the plot); from the same figure, we can also infer that the FET has as a current-source-like behavior only when the aspect ratio of the FET is larger than about 50.

IV. DISCUSSION

Fig. 8 illustrates the performance of the ungated FET/FEA structure and the ability of the FETs to increase the total output current of the FEA by protecting the sharper emitters from




Fig. 7. (Left) Linear resistance r_{lin} and output resistance r_{out} and (right) drain-to-source saturation current I_{DSS} and maximum current at 100 V I_{DMAX} versus channel length for an ungated FET with $1 \mu\text{m} \times 1 \mu\text{m}$ cross section and $2 \times 10^{14} \text{ cm}^{-3}$ doping concentration.




Fig. 8. Weighted I - V characteristics of an FET/FEA structure, weighted I - V characteristics of the FEA if no FETs are present and no emitter burnout occurs, and weighted I - V characteristics of the FEA if no FETs are present and emitter burnout occurs.

burning out. For this simulation, it was assumed that the saturation current of the FET is $5 \times 10^{-7} \text{ A}$, the burnout current is $1 \times 10^{-6} \text{ A}$, and that the FEA is composed of FEs with tip radii that have Gaussian distribution with nominal tip radius 30 nm and standard deviation 5 nm. As seen in Fig. 8, for low bias voltages, the I - V characteristics of the FET/FEA structure is equivalent to the I - V characteristics of the FEA with no supply control structure. However, for large bias voltages, the weighted I - V characteristics of the FET/FEA structure saturates to a value close to the FET current saturation. A FEA biased at a voltage that produces current emission above the burnout value would lose a portion of its elements due to Joule heating. The net result of the burnout is a weighted I - V characteristics with a shift in the operational voltage and lower current emission for the same bias voltage. From (2), it can be inferred that the I - V characteristics of an electron source that obeys the FN model describe a straight line with negative slope in a FN plot, i.e., a plot of $\ln(I/V_G^2)$ versus V_G^{-1} . However, an individually ballasted FEA has a FN plot that for large enough bias voltages the slope increases until it becomes horizontal or even positive, as shown in Fig. 9. Based on the analysis and simulations presented in this section, we estimate that




Fig. 9. For a low bias voltage, the weighted I - V characteristics of an individually ballasted FEA describe a straight line with negative slope in the FN plot. For large bias voltages, the current limitation by the FETs forces the slope of the FN plot to increase until it becomes horizontal. Further increase of the bias voltage will make the slope become positive.

ungated FETs with substantially larger aspect ratios than the ones proposed by Takemura *et al.* [22] are required to achieve good spatial emission uniformity.

A potential drawback of the FEA that is individually ballasted by ungated FETs is the spread in energy of the emitted electrons. Energy spread results from the variation in the tip radius and, hence, the gate-to-emitter voltage required to obtain the particular emission current imposed by the current limiter. There are several approaches to mitigate against the spread in energy of the emitted electrons. One approach will be to operate the device at the space charge limit. Another approach would be to lower the operating voltage and, hence, the energy spread by scaling the tip radius and the gate aperture to smaller dimensions in order to increase the field factor β .

V. SUMMARY AND CONCLUSION

We have demonstrated through simulations that large arrays of Si FEs can achieve high and uniform electron current emission if each FE is individually controlled (ballasted) by an ungated FET. The ungated FET achieves current-source-like behavior due to the velocity saturation of carriers in silicon,

the very high aspect ratio of the ungated FET, and the doping concentration. We have proposed individually ballasted FEAs composed of FET/FE units where the FE is fabricated on top of a vertical ungated FET (a high-aspect-ratio silicon column) to maximize the FEA emitter density. The FET ballasting technology that we propose enables the implementation of high-current cathodes composed of massive and dense arrays of individually controlled FEs.

ACKNOWLEDGMENT

The authors would like to thank the staff of MIT's MTL for their help in the fabrication of the structures.

REFERENCES

- [1] E. Murphy and R. Good, "Thermionic emission, field emission, and the transition region," *Phys. Rev.*, vol. 102, no. 6, pp. 1464–1473, Jun. 1956.
- [2] J. D. Lee, I. H. Kim, C. W. Oh, J. W. Park, and B. G. Park, "MOSFET controlled field emission display (MCFED)," in *Proc. 14th Int. Vacuum Microelectron. Conf.*, 2001, pp. 189–190.
- [3] S. Kanemaru, T. Hirano, K. Honda, and J. Itoh, "Stable emission from a MOSFET-structured emitter tip in poor vacuum," *Appl. Surf. Sci.*, vol. 146, no. 1, pp. 198–202, May 1999.
- [4] S. C. Lim, R. E. Stallcup, II, I. A. Akwani, and J. M. Perez, "Effects of O₂, H₂, and N₂ gases on the field emission properties of diamond coated microtips," *Appl. Phys. Lett.*, vol. 75, no. 8, pp. 1179–1181, Aug. 1999.
- [5] K. Teo, E. Minoux, L. Hudanski, F. Peauger, J. -P. Schnell, L. Gangloff, P. Legagneux, D. Dieumgard, G. Amaratunga, and W. Milne, "Microwave devices: Carbon nanotubes as cold cathodes," *Nature*, vol. 437, no. 7061, p. 968, Oct. 2005.
- [6] L. -Y. Chen, L. F. Velásquez-García, X. Wang, K. Teo, and A. I. Akinwande, "A micro ionizer for portable mass spectrometers using double-gated isolated vertically aligned carbon nanofiber arrays," in *IEDM Tech. Dig.*, Washington, DC, Dec. 2007, pp. 843–846.
- [7] W. Milne, K. Teo, M. Mann, I. Bu, G. Amaratunga, N. De Jonge, M. Allieux, J. Oostveen, P. Legagneux, E. Minoux, L. Gangloff, L. Hudanski, J. -P. Schnell, D. Dieumegard, F. Peauger, T. Wells, and M. El-Gomati, "Carbon nanotubes as electron sources," *Phys. Stat. Sol. (A)*, vol. 203, no. 6, pp. 1058–1063, May 2006.
- [8] R. H. Fowler and L. W. Nordheim, "Electron emission in intense electric fields," *Proc. R. Soc. Lond. A.*, vol. 119, no. 781, pp. 173–181, May 1928.
- [9] L. W. Nordheim, "The effect of the image force on the emission and reflexion of electrons by metals," *Proc. R. Soc. Lond. A.*, vol. 121, no. 788, pp. 626–639, Dec. 1928.
- [10] R. Gomer, *Field Emission and Field Ionization*. New York: Amer. Inst. Phys., 1961.
- [11] I. Brodie and C. Spindt, *Advances in Electronics and Electron Physics*. New York: Academic, 1992, pp. 1–106.
- [12] L. Dvorson, G. Sha, I. Kymissis, C. -Y. Hong, and A. I. Akinwande, "Electrical and optical characterization of field emitter tips with integrated vertically stacked focus," *IEEE Trans. Electron Devices*, vol. 50, no. 12, pp. 2548–2558, Dec. 2003.
- [13] L. Dvorson, M. Ding, and A. I. Akinwande, "Analytical electrostatic model of silicon conical field emitters—Part 1," *IEEE Trans. Electron Devices*, vol. 48, no. 1, pp. 134–143, Jan. 2001.
- [14] L. Dvorson, M. Ding, and A. I. Akinwande, "Analytical electrostatic model of silicon conical field emitters—Part 2: Extension to devices with focusing electrode," *IEEE Trans. Electron Devices*, vol. 48, no. 1, pp. 144–148, Jan. 2001.
- [15] M. Ding, G. Sha, and A. I. Akinwande, "Silicon field emission arrays with atomically sharp tips: Turn-on voltage and the effect of tip radius distribution," *IEEE Trans. Electron Devices*, vol. 49, no. 12, pp. 2333–2342, Dec. 2002.
- [16] D. G. Pflug, M. Schattensburg, H. I. Smith, and A. I. Akinwande, "Field emitter arrays for low voltage applications with sub 100 nm apertures and 200 nm period," in *IEDM Tech. Dig.*, Dec. 2001, pp. 179–182.
- [17] L. Nilsson, O. Groening, O. Kuettel, P. Groening, and L. Schlapbach, "Microscopic characterization of electron field emission," *J. Vac. Sci. Technol. B*, vol. 20, no. 1, pp. 326–337, Jan. 2002.
- [18] J. -M. Bonard, K. A. Dean, B. F. Coll, and C. Klinke, "Field emission of individual carbon nanotubes in the scanning electron microscope," *Phys. Rev. Lett.*, vol. 89, no. 19, pp. 197 602-1–197 602-4, Nov. 2002.
- [19] G. Fursey, "Early field emission studies of semiconductors," *Appl. Surf. Sci.*, vol. 94/95, pp. 44–59, Mar. 1996.
- [20] S. Kanemaru, T. Hirano, H. Tanoue, and J. Itoh, "Control of emission currents from silicon field emitter arrays using built-in MOSFET," *Appl. Surf. Sci.*, vol. 111, pp. 213–218, Feb. 1997.
- [21] K. Liu, C. -J. Chiang, and J. P. Heritage, "Photoresponse of gated p-silicon filed emitter array and correlation with theoretical models," *J. Appl. Phys.*, vol. 99, no. 3, pp. 034 502-1–034 502-12, Feb. 2006.
- [22] H. Takemura, Y. Tomihari, N. Furutake, F. Matsuno, M. Yoshiki, N. Takada, A. Okamoto, and S. Miyano, "A novel vertical current limiter fabricated with a deep-trench-forming technology for highly reliable field emitter arrays," in *IEDM Tech. Dig.*, Dec. 1997, pp. 709–712.
- [23] C. -Y. Hong and A. I. Akinwande, "Temporal and spatial current stability of smart field emission arrays," *IEEE Trans. Electron Devices*, vol. 52, no. 10, pp. 2323–2328, Oct. 2005.
- [24] L. F. Velásquez-García, B. Adeoti, Y. Niu, and A. I. Akinwande, "Uniform high current field emission of electrons from Si and CNF FEAs individually controlled by Si pillar ungated FETs," in *IEDM Tech. Dig.*, Washington, DC, Dec. 2007, pp. 599–602.
- [25] P. Vaudiane and R. Meyer, "Microtips fluorescent display," in *IEDM Tech. Dig.*, Dec. 1991, pp. 197–200.
- [26] H. J. Boll, J. E. Iwersen, and E. W. Perry, "High-speed current limiters," *IEEE Trans. Electron Devices*, vol. ED-13, no. 12, pp. 904–907, Dec. 1966.
- [27] J. Baek, M. S. Shur, K. W. Lee, and T. Vu, "Current–voltage characteristics of ungated GaAs FETs," *IEEE Trans. Electron Devices*, vol. ED-32, no. 11, pp. 2426–2430, Nov. 1985.
- [28] K. B. K. Teo, S. -B. Lee, M. Chhowalla, V. Semet, V. T. Binh, O. Groening, M. Castignolles, A. Loiseau, G. Pirio, P. Legagneux, D. Pribat, D. G. Hasko, H. Ahmed, G. A. J. Amaratunga, and W. I. Milne, "Plasma-enhanced chemical vapour deposition carbon nanotubes/nanofibers-how uniform they grow?" *Nanotechnology*, vol. 14, no. 2, pp. 204–211, Feb. 2003.



Luis Fernando Velásquez-García (M'09–SM'10) received the Mechanical Engineer degree (*magna cum laude* and valedictorian of the School of Engineering) and the Civil Engineer degree (*magna cum laude* and valedictorian of the School of Engineering) from the Universidad de Los Andes, Bogotá, Colombia, in 1998 and 1999, respectively, and the M.S. and Ph.D. degrees from the Department of Aeronautics and Astronautics, Massachusetts Institute of Technology (MIT), Cambridge, in 2001 and 2004, respectively.

In 2004, after completing his studies, he became a Postdoctoral Associate in the Microsystems Technology Laboratories (MTL), MIT, where he was appointed as a Research Scientist in 2005. Since 2009, he has been a Principal Scientist and Core Member with MTL. He is an expert in microfabrication and nanofabrication technologies, and his research focuses on the application of microtechnology and nanotechnology to multiplexed scaled-down systems to attain better performance. He has conducted research in microtechnologies and nanotechnologies applied to electrospray, carbon-nanotube-based devices, 3-D packaging, mass spectrometry, nanosatellite propulsion and scientific payload, and chemical reactors. He is the author of more than 17 journal publications and 30 conference proceedings entries. He is the holder of six patents on MEMS technologies.

Dr. Velásquez-García is a Full Member of Sigma Xi and a Senior Member of the American Institute of Aeronautics and Astronautics.



Stephen A. Guerrera (S'07) received the B.S. degree (*summa cum laude*) in electrical and computer engineering from Northeastern University, Boston, MA, in 2008. He is currently working toward the M.S. degree in the Department of Electrical Engineering and Computer Science, Massachusetts Institute of Technology, Cambridge.

His current research interests include vacuum microelectronics, particularly field emission and field ionization devices, and microfabrication/nanofabrication technologies.



Ying Niu (M'09) received the B.S. and M.Eng. degrees in electrical engineering from the Massachusetts Institute of Technology, Cambridge, in 2008 and 2009, respectively.

She is currently a Systems Engineer II with the Integrated Defense Systems division of Raytheon Corporation, Fort Wayne, IN. He is also a member of the Raytheon Leadership Development Program, Class of 2012.



Akintunde Ibitayo (Tayo) Akinwande (S'81–M'86–SM'04–F'08) received the B.Sc. degree in electrical and electronics engineering from the University of Ife, Ife, Nigeria, in 1978 and the M.S. and Ph.D. degrees in electrical engineering from Stanford University, Stanford, CA, in 1981 and 1986, respectively.

In 1986, he joined Honeywell International, Inc., Morristown, NJ, where he initially conducted research on GaAs complementary FET technology for very-high-speed and low-power signal processing.

He later joined the Si Microstructures Group, where he conducted research on pressure sensors, accelerometers, and thin-film field emission and display devices. In January 1995, he joined the Microsystems Technology Laboratories, Massachusetts Institute of Technology (MIT), Cambridge, where his research focuses on microfabrication and electronic devices, with particular emphasis on smart sensors and actuators, intelligent displays, large-area electronics (macroelectronics), field emission and field ionization devices, mass spectrometry, and electric propulsion. He was a Visiting Professor in the Department of Engineering and an Overseas Fellow at Churchill College, Cambridge University, Cambridge, U.K., in 2002 and 2003. He is currently a Professor in the Department of Electrical Engineering and Computer Science, MIT. Since September 2009, he has been a Program Manager of the Microsystems Technology Office, Defense Advanced Research Projects Agency. He is the author of more than 100 journal publications. He is the holder of numerous patents in the areas of MEMS, electronics on flexible substrates, and display technologies.

Prof. Akinwande was the recipient of a 1996 National Science Foundation CAREER Award. He is currently a member of the IEEE Nanotechnology Council. He has served on a number of Technical Program Committees for various conferences, including the Device Research Conference, the IEEE International Electron Devices Meeting, the IEEE International Solid-State Circuits Conference, the International Display Research Conference, and the International Vacuum Microelectronics Conference.